For a particular DRAM design the cell capacitance is C,=50fF, Vpp=5 V and V=1.4 V. Each...

60.1K

Verified Solution

Question

Electrical Engineering

For a particular DRAM design the cell capacitance is C,=50fF,Vpp=5 V and V=1.4 V. Each cell represents a capacitive load on thebit line of 2fF. The sense amplifier and other circuitry attachedto the bit line has a 20fF. What is the maximum number of cellsthat can be attached to a bit line while ensuring a minimum bitline signal of 0.1 V? How many bits of row addressing can be used?If the sense amplifier gain is increased by a factor of 5 how manyword line address bits can be accommodated.

Answer & Explanation Solved by verified expert
4.5 Ratings (648 Votes)
    See Answer
Get Answers to Unlimited Questions

Join us to gain access to millions of questions and expert answers. Enjoy exclusive benefits tailored just for you!

Membership Benefits:
  • Unlimited Question Access with detailed Answers
  • Zin AI - 3 Million Words
  • 10 Dall-E 3 Images
  • 20 Plot Generations
  • Conversation with Dialogue Memory
  • No Ads, Ever!
  • Access to Our Best AI Platform: Flex AI - Your personal assistant for all your inquiries!
Become a Member

Other questions asked by students